Home
Presentation: Implications of Memory Consistency (or Lack of It) Models for Java, C++, and C Developers

This is a presentation on the topic of the broken Double-Checked Locking Pattern and memory barriers. I got started on this line of inquiry after using the Double-Checked Locking Pattern for years in my embedded work, and then installing a Pentium 4 server with Hyperthreading. It got me to wondering how much trouble I was in. I had used memory barrier instructions on the Power PC before, but until recently had not really appreciated the issues for threads when writing in C++, C, or Java. The presentation is available as a PDF file.

Presentation: Implications of Memory Consistency (or Lack of It) Models for Java, C++, and C Developers (more)

Seminar Review: Jack Ganssle, Better Firmware Faster, 2006 (more)

Article: Vaster than Empires and More Slow: The Dimensions of Scalability (more)

Article: In Praise of do-while (false) (more)

Book Review: Joel Spolsky, Best Software Writing I, Apress, 2005 (more)

Presentation: Robert Austin, Measuring and Managing Performance in Organizations, Dorset House, 1996 (more)

Book Review: Joel Spolsky, Joel on Software, Apress, 2004 (more)

Presentation: James Surowiecki, The Wisdom of Crowds, Doubleday, 2004 (more)

Travelogue: China Journal: Dancing with a Sleeping Giant (more)

Unless otherwise specified, all contents Copyright © 1995-2015 by the Digital Aggregates Corporation, Colorado, USA.
Such copyrighted content is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 2.5 License.